

Control Algorithm based on Limit Cycle Oscillator-FLL for UPQC-S with Optimized PI Gains

Sabha Raj Arya, *Senior Member, IEEE*, Sayed Javed Alam and Papia Ray, *Senior Member, IEEE*

Abstract—The present paper involves a Limit Cycle Oscillator-Frequency Lock Loop (LCO-FLL) based control algorithm for unified power quality controllers-S type (UPQC-S) towards compensation of reactive power, to maintain unity power factor, regulate constant voltage at PCC, mitigate sag, swell and to eliminate harmonics. In this approach, an extraction of fundamental in-phase and quadrature components for the estimation of reference signals are taken from LCO-FLL circuit. The control LCO-FLL provides a high grade of protection against sag-swell voltages, unbalance loading and harmonics present in the utility grid. In addition to that, it has advantageous characteristic of synchronization with the grid frequency at any aforesaid conditions without use of phase locked loop or trigonometric functions. Other advantages of the LCO-FLL are to give useful information to estimate fundamental components from a highly polluted grid scenario. The values obtained from JAYA optimization algorithm is used to fine-tune proportional integral (PI) controller gains, so that it maintained DC link voltage to desired level. The mean square error (MSE) is employed as an objective function for optimizing the error between actual and reference value. The control algorithm based on LCO-FLL is developed in MATLAB/Simulink software and it is tested for power conditioning features.

Keywords—LCO-FLL, JAYA, PI-Tuning, MSE, Sag, unbalanced, VSC.

I. INTRODUCTION

MODERN power systems are design to operate efficiently to supply power on demand to various load centres with high reliability [1]. Moreover, it is degraded due to sudden rise of power electronics based appliances at household and industrial sectors. In [2], these non-linear devices inject non sinusoidal current and degrade efficiency, power factor, overheating of devices and so on that is leads to deterioration of power quality (PQ) in the distribution system. Apart from that [3], the degree of waveform distortion is increasingly serious now; such effects have brought the PQ issue as an increasing concern in the power systems network. Compensating type custom power devices are one of effective solution to solve power quality issues in distribution network [4].

Manuscript received 02- February 2019, revised 17-May-2019, revised 21-August 2019, accepted 17- February 2020.

Sabha Raj Arya and Sayed Javed Alam are Department of Electrical Engineering, Sardar Vallabhai National Institute of Technology, Suart-395007, India

(E-mail: sabharaj79@gmail.com and sayedjavedalam@yahoo.com)

Papia Ray is with Department of Electrical Engineering, Veer Surendra Sai University of Technology, Burla, Sambalpur, India

(email: papia_ray@yahoo.co.in)

DOI: 10.17775/CSEEJPES.2019.01030

These devices are classified in three categories such as shunt, series and combination of shunt-series types. Generally, all of them use voltage source converters (VSC) which is controlled by various control strategies. If the device is connected shunt then it is known as distribution static compensator (DSTATCOM) [5], whereas series connected active filter is carried out for voltage compensation commonly known as Dynamic Voltage Restorer (DVR) [6]. However, these individual compensation techniques are insufficient to solve distribution side power quality difficulties concurrently for current and voltage. So, in [7] the author proposed an active power line conditioner (APLC) which mitigates current and voltage compensation simultaneously with combined use of shunt and series devices. The combination of shunt and series devices is referred as unified power quality controllers (UPQC) is used in power distribution system for compensation of current and voltage based power quality problems [8]. UPQC is classified based on rating calculation with respect to voltage injection method [9]. Considering literature survey on voltage injection techniques, the UPQC-S is found better among other UPQC topologies [10]. The UPQC-S shows several advantages over conventional UPQC. The UPQC-S not only compensates reactive power but it also reduces size of both voltage source converter (VSC) rating, shares reactive power between both VSCs and effectively use of series injection transformers etc[11]. A brief comparison is given in table-1 based on injection voltage control approaches which shows selected UPQC-S has more advantages over conventional UPQC.

TABLE 1. COMPARISON BETWEEN DIFFERENT UPQC.

Sr. No.	Type of UPQC	Comparison in terms of features and limitations
1.	UPQC-P [12]	(a) It is in-phase voltage control approach. (b) It provides active power compensation in which series voltage is injected in phase with current through series VSC. (c) The voltage sag and swell is mitigated by injecting active power through series injection transformer. (d) "P" is referred as active power control. (e) To compensate sag and swell; it required smaller magnitude of voltage from series injection transformer. (i.e. it requires the minimum series injection voltage.)
2.	UPQC-Q [13]	(a) It is an in-quadrature voltage control approach. (b) It provides reactive power compensation in which series voltage is injected in-quadrature with current through series VSC. (c) The voltage sag is mitigated by injecting reactive power through series injection transformer. (d) "Q" is referred as reactive power control. (e) To compensate sag; it required larger magnitude of voltage from series injection transformer. (i.e. it

		requires a maximum series injection voltage and it will not compensate swell)
3	Minimum VA Loading [14]	(a) It is an injection of voltage at a certain angle with minimum VA loading approach. (b) It provides reactive as well as active power compensation in which a series voltage is injected at a certain minimum angle with current through series VSC. (c) The series voltage injection and current drawn by shunt VSC must need for determining minimum VA loading.
4	UPQC-S [10]	(a) The series voltage is injected at a certain minimum angle with respect to the source current through series VSC. (b) It provides sag and swells compensation and sharing reactive power with both VSC. (c) "S" is stand because of delivering active and reactive power control. (d) Besides the series voltage injection by series VSC, the overall power balance and dc voltage is maintained by the current drawn through the shunt VSC.

Based on the control algorithms, the response of the UPQC is governed by the DSTATCOM and DVR. In [15], proportional-resonant controller and a resonant controller are used to mitigate voltage based power quality problem. Another side, proportional-integral (PI) controller and three vector PI controller is used for mitigation of current based power quality problems. These controllers are developed based on controller gain parameters precisely with system parameters. In [16], the synchronous reference frame control operation has been developed to improve the performance analysis of single phase UPQC, to compensate PQ issues in conventional power distribution system. An unit vector based control [17] is tested to control VSC based series and shunt filter used as single phase UPQC. The drawback of these controller are required an adequate amount of knowledge of prior PQ issues in the computation method and more sensitive with respect to out of error regulator output signal. The classical control on UPQC is IRPT based control i.e. based on p-q calculation [18], synchronous reference frame theory [19], unit vector template generation theory [20] and others. These controls are very much sensitive with cut off frequency of used low pass filter, tuning of PI controller gain and non-idealism of utility. So, zero crossing detection (ZCD) merged with the Low Pass Filter (LPF) [21] and Phase Lock Loop (PLL) [22] are incorporated with these control algorithm to identify the phase of the system voltage. Authors in [23] discussed the more advanced and characteristics performance of different PLLs. This PLL are accountable for control and synchronization of grid attached VSC [24]. The PLLs based algorithms can successfully reject above mentioned PQ perturbations and simultaneously, it provide the magnitude, phase, frequency and time varying fundamental parameters of the distorted grid supply. Due to these characteristics, aforesaid [22-24] PLLs are used in compensating devices for mitigation of all power quality perturbations. In literature [25], Limit Cycle Oscillator (LCO) is proposed by authors with Frequency Lock Loop (FLL) [26] which make the system frequency adaptive coupled with limit cycles theory [27]. This LCO-FLL is capable of generating synchronized signals with constant amplitude. It also rejects harmonics and handled frequency shift variations in phase during highly distorted grid. Due to the non-linearity structure

of LCO-FLL system, it is robust against above foresaid perturbations. So, in this work a proposal has been made with the application of LCO-FLL in the control algorithm of UPQC-S.

Along with control algorithm, the tuning of PI-controller gains is one of the most essential works in such applications for controlling the error signal of the internal control circuit. In literature survey a numerous propose schemes are incorporated for evaluating gains of PI-Controllers [28-30]. Such design parameters value might not provide satisfactory results under dynamic working conditions or when the system is highly nonlinear complex structure. This is because of arithmetical formulation is based on classical method, certain limitation on design parameters and some initial assumptions. To overcome this, a meta-heuristic optimization and evolutionary technique has been proposed by the various researchers in distribution side compensating devices [14,28, 30,32]. The performance of nature inspired evolutionary optimization like PSO, GWO, GA, etc are affected by their specific control variables values like size of the population, number of particles generation, weight of adjacent group etc. If the selection of these variables is not proper then it may convergence to any local minimum or may reduce the effectiveness of the system. Whereas, in [31] the meta-heuristic optimization technique are free from specific control parameters. The JAYA optimization has less number of function evaluations and no difficulty in resolving discrete optimization with less design variables [32]. It has tendency to find best solution and avoid worst solution. Therefore, the JAYA algorithm is useful for the calculations of PI gains to achieve better performance to maintain power quality issue.

In this paper UPQC-S controller is designed using p-q theory based on fundamental positive sequence detection through LCO-FLL for the reference signal generation. The special feature of LCO-FLL is that it is nearly global asymptotical stable closed orbit in the phase plan and its convergence does not depend on the preliminary circumstances. This LCO-FLL is a frequency adaptive and provides time varying fundamental parameters but the extraction of fundamental positive sequence component (FPSC) is essential in construction of control scheme for UPQC-S. Authors in the literature [33], proposed a FPSCs extraction using method of symmetrical components for power system. Furthermore, a manual (trial and error) PI-Controller fine-tuning procedure will acquire significant amount of time for its parametric value tuning [34]. Here, the UPQC-S itself a complex system and its PI controller gains calculation is tedious work. To overcome this, JAYA optimization is taken for controller gains fine-tuning, as it is straightforward and free from algorithm control parameters. The specialty of this optimization is less complexity, less computation time and faster convergence characteristics over other nature inspired evolutionary optimization algorithms like PSO, GWO, GA, etc. The numerical values obtained by JAYA algorithm are selected as a PI-controller gains and it's again improves the UPQC-S controller performance. The simulink model of UPQC-S with LCO-FLL control algorithm is developed using MATLAB tools and its performance are evaluated for a non linear load under aforesaid PQ perturbations.

II. DESCRIPTION OF UPQC

The illustrative diagram of a UPQC connected to a three phase ac grid with source impedance (Z_s) is shown in Fig.1. A ripple filter (C_f , R_f) installed at appropriate places as depicted in Fig.1 to eliminate high frequency switching noise. One VSC acting as a shunt and it work as current controlled source connected through interfacing inductor (L_{sh}) to the main line. The other as series VSC act as a voltage controlled source connected through series transformer. Each VSC is designed using six Insulated Gate Bipolar Transistor (IGBT) switches. The DC link voltage (V_{dc}) is controlled by these VSC through the proposed LCO-FLL based control algorithm along with PI-Controller and SPWM switching technique. To analysis the performance of UPQC as UPQC-S configuration, the non linear bridge rectifier is considered as consumer load. The values of the power and control circuit parameters and the load under considerations for simulation work is specified in Appendix.




Fig. 1. UPQC block diagram

III. DETAILS OF CONTROL ALGORITHM

The block diagram of LCO-FLL is shown in Fig. 2. The complete structure of control algorithm is illustrated in Fig 3 used for reference signal generation. It is used for both the VSCs work as UPQC. Firstly, the LCO-FLL is used to determine the fundamental in-phase and quadrature components. Now to get the positive sequences components, these signals are used and computed the load active as well as reactive power. This power is again used to estimate the power angle calculation. The sensed utility signals (current, voltage) and reference signals (current, voltage) are fed to the SPWM controller, and thus the switching sequences for both VSCs are generated. Finally, a JAYA based optimization techniques is expressed for the PI-controller gains of UPQC-S. These are explained separately as follows.

A. Fundamental Extraction using LCO-FLL

In [26], the authors present LCO and FLL features which make the system frequency adaptive, capable of generating synchronized signals with constant amplitude, rejects harmonics and handled frequency shift variations in phase during highly distorted grid. So, this LCO-FLL application is used in control algorithm of UPQC-S because of its robustness against above foresaid PQ perturbations. The FLL is an impressive tool to estimate the grid frequency (ω). It adapts the grid frequency by imply the product of the quadrature and error

voltage signals (e_v). As depicted in Fig. 2 these product is processed by an integrator to obtain the estimated grid frequency. The key features of FLL, not to use phase angles or trigonometric functions make them frequency adaptive and stable locally. The governing equations for LCO techniques are given in [25] as follows.

$$\frac{dV_{f\beta}}{dt} = \left(V_{f\beta} + V_{f\alpha} - \frac{V_{f\beta}}{A^2} (V_{f\alpha}^2 + V_{f\beta}^2) \right) \omega \quad (1a)$$

$$\frac{dV_{f\alpha}}{dt} = \left(-V_{f\beta} + V_{f\alpha} - \frac{V_{f\alpha}}{A^2} (V_{f\alpha}^2 + V_{f\beta}^2) \right) \omega \quad (1b)$$

where, A is amplitude of the signals, i.e. $A = \sqrt{V_{f\alpha}^2 + V_{f\beta}^2}$; ω is a grid frequency. The $V_{f\alpha}$ and $V_{f\beta}$ are in-phase and quadrature signals of the input supply voltage (V_{in}) as presented in Fig.2. Here, only the equation in terms of voltage is shown. Equations related to of load voltage, supply current and load current is same as above.




Fig. 2. Interconnection of LCO-FLL

The LCO-FLL shown in Fig. 2 has two main outputs, the fundamental quadrature signals ($V_{f\beta}$) and in-phase ($V_{f\alpha}$) which is synchronised with input signal (V_{in}). The interconnection of LCO with FLL makes them LCO circuit frequency adaptive, which also improve the phase and frequency variation of Eqn. (1). Now the LCO-FLL governing equations becomes as follows,

$$\frac{dV_{f\beta}}{dt} = \left(V_{f\beta} + V_{f\alpha} - \frac{V_{f\beta}}{A^2} (V_{f\alpha}^2 + V_{f\beta}^2) \right) \omega \quad (2a)$$

$$\frac{dV_{f\alpha}}{dt} = k e_v \omega + \left(-V_{f\beta} + V_{f\alpha} - \frac{V_{f\alpha}}{A^2} (V_{f\alpha}^2 + V_{f\beta}^2) \right) \omega \quad (2b)$$

$$\frac{d\omega_{FLL}}{dt} = -\gamma e_v V_{f\beta} \quad (2c)$$

Where k , γ are gain; k depends on damping factor and γ is a FLL gains; their tuning is discussed in the literature [26]. The $e_v = V_{in} - V_{f\alpha}$ is the error signals between input (V_{in}) and the in-phase signal.

To analysis the stability of the LCO-FLL, eqn. (2) is transformed to polar coordinates (r , θ) with $V_{f\alpha} = r \sin \theta$ and $V_{f\beta} = r \cos \theta$ as,

$$\frac{dr}{dt} = \left(r - \frac{r^3}{A^2} + ke_v \sin(\theta) \right) \omega \quad (3a)$$

$$\frac{d\theta}{dt} = -\left(r - ke_v \cos(\theta) \right) \frac{\omega}{r} \quad (3b)$$

$$\frac{d\omega}{dt} = -\gamma e_v r \cos(\theta) \quad (3c)$$

In order to includes the dynamic perturbations in the input signals, a phase error element is introduces as,

$$\Delta\theta = \theta - \theta_{ref} \quad (4)$$

Now with these phase error variable, the dynamics of Eqn. (3) illustrated as,

$$\frac{dr}{dt} = \left(r - \frac{r^3}{A^2} + ke_v \sin(\Delta\theta + \theta_{ref}) \right) \omega \quad (5a)$$

$$\frac{d\Delta\theta}{dt} = \omega_{ref} - \left(r - ke_v \cos(\Delta\theta + \theta_{ref}) \right) \frac{\omega}{r} \quad (5b)$$

$$\frac{d\omega}{dt} = -\gamma e_v r \cos(\Delta\theta + \theta_{ref}) \quad (5c)$$

with $e_v = V_{in} - r \sin(\Delta\theta + \theta_{ref})$. It is absorbed that the Eqn. (5)

has the equilibrium point at $x^* = \{V_{in} = A \sin \theta_{ref}, r = A, \Delta\theta = 0, \omega = \omega_{ref}\}$

The Jacobian of system matrix of the Eqn. (5) at equilibrium point is given as,

$$J(x^*) = \begin{bmatrix} (-2 - k \sin^2(\theta_{ref}))\omega_{ref} & (-k \sin(\theta_{ref}) \cos(\theta_{ref}))\omega_{ref} & 0 \\ (-\sin(\theta_{ref}) \cos(\theta_{ref}))\frac{\omega_{ref}}{A} & -k \cos^2(\theta_{ref})\omega_{ref} & -1 \\ -\gamma A \sin(\theta_{ref}) \cos(\theta_{ref}) & \gamma A^2 \cos^2(\theta_{ref}) & 0 \end{bmatrix} \quad (6)$$

According to Krasovskii Method [34] of constructing Lyapunov Function for a non linear system is

$$Q = -\left[\frac{d}{dt} V(x^*) + P(x^*) \right] \quad (7)$$

where $\hat{A}(x^*)$ is Jacobian matrix of nonlinear system at equilibrium points (x^*) and P is a symmetrical positive definite matrix and it is defined as,

$$P = \begin{bmatrix} P_{11} & P_{12} & P_{13} \\ P_{21} & P_{21} & P_{21} \\ P_{31} & P_{31} & P_{31} \end{bmatrix}$$

Since P is positive definite matrix according to Lyapunov Function so, Q should also be a positive definite matrix which is asymptotically stable at origin or equilibrium point. For the system Eqn. (5a) to be asymptotically stable at the equilibrium point x^* , Q is positive definite matrix i.e.

$$2 \left((2 + k \sin^2(\theta_{ref}))\omega_{ref} P_{11} - (k \sin(\theta_{ref}) \cos(\theta_{ref}))\frac{\omega_{ref}}{A} P_{21} \right) > 0 \quad (8)$$

$$\left((4\omega_{ref}^2 P_{12} A^2 P_{21} + \dots - P_{13} \gamma A^3 \cos^3(\theta_{ref}) k \sin(\theta_{ref}) \omega_{ref} P_{22}) / A^2 \right) > 0 \quad (9)$$

$$\left((P_{13} \omega_{ref}^3 A^2 k^3 \sin^2(\theta_{ref}) P_{12} \cos^4(\theta_{ref}) P_{23} + \dots + \gamma \sin^2(\theta_{ref}) P_{33} A^2 P_{12}^2 k) \omega_{ref} / A^2 \right) > 0 \quad (10)$$

From these Eqn.(8-10) for all values of k and γ in the given system is asymptotically stable at equilibrium point (x^*).

The fundamental quadrature signals ($V_{f\beta}$) and in-phase ($V_{f\alpha}$) which are obtained formed LCO-FLL is again used by UPQC-S control for the generation of reference signals for both VSCs. The complete reference signals generation for both VSCs is depicted in Fig. (3) and explained below.

B. Reference Signal Generation for VSC used as shunt and Series Compensator

The load current (i_{labc}) and load voltage (v_{labc}) is sensed from the load bus; similarly, at PCC supply voltage (v_{sabc}) is sensed. The transformation matrix (a-b-c to α - β) is utilized to get in-phase (α) and quadrature (β) from the three phases (a-b-c) input vector. The in-phase and quadrature components are evaluated by two LCO-FLL modules using single phase circuit depicted in Fig.2 for generating fundamental components current ($i_{f\alpha}, i_{f\beta}$) and voltage ($v_{f\alpha}, v_{f\beta}$). After that these times vary fundamental component of LCO-FLL is fed to the positive sequence detection matrix to get fundamental positive sequence component (FPSC) which is well illustrated in the literature [33]. It is written as,

$$T^+ = \frac{1}{2} \begin{bmatrix} 1 & 0 & 0 & 1 \\ 0 & -1 & 1 & 0 \end{bmatrix} \quad (11)$$

The FPSC of the load current ($i_{\alpha}^+, i_{\beta}^+$) and load voltage ($v_{\alpha}^+, v_{\beta}^+$) obtained from the sensed load current (i_{labc}) and load voltage (v_{labc}) via process through LCO-FLL is used to calculate load active-power (P_L) and reactive-power (Q_L). The load active and reactive power is determined by Eqn. (12) as follows.

$$P_L = i_{\alpha}^+ v_{\alpha}^+ + i_{\beta}^+ v_{\beta}^+ \quad (12a)$$

$$Q_L = v_{\alpha}^+ i_{\beta}^+ - v_{\beta}^+ i_{\alpha}^+ \quad (12b)$$

These P_L and Q_L are further utilized to generate reference signals for both the VSC as depicted in Fig. 3. The signals involve for the generation of reference current is sensed DC-link voltage (V_{dc}) and three phase supply voltage. The error (V_e) between the reference DC-link voltage (V_{dc}^*) and sensed V_{dc} is passed through PI-Controller which yields power loss components (P_{loss}) of the both VSCs. The PI-Controller output for maintaining the DC-link voltage of both VSC at t^{th} sample time is represented as,

$$P_{loss}(t) = P_{loss}(t-1) + K_p \{ V_e(t) - V_e(t-1) \} + K_i V_e(t) \quad (13)$$

where, power $P_{loss}(t)$ is considered as active part of supply current at time instant t, K_p and K_i are the PI controller gains.

The P_{loss} include switching as well as ohmic losses of VSCs and it is a necessary requirement to regulate dc-link voltage during dynamic perturbations. So, the shunt VSC will maintain DC-link voltage to its desired reference level. Therefore, the shunt will operate in power correction mode. i.e., $P_{ref} = P_L + P_{loss}$ and $Q=0$.

The FPSC of the supply voltage ($v_{s\alpha}^+, v_{s\beta}^+$) as articulated in Fig. 3 is passed through band pass filters (BPF) to provide enhanced filtered voltages ($v_{f\alpha 1}^+, v_{f\beta 1}^+$). Here BPF is used to eliminate higher order frequency switching noise present in the PCC

supply voltage. The reference currents ($i_{\alpha}^*, i_{\beta}^*$) are estimated using ($v_{f\alpha 1}^*, v_{f\beta 1}^*$) and P_{ref} as follows.

$$\begin{bmatrix} i_{\alpha}^* \\ i_{\beta}^* \end{bmatrix} = \begin{bmatrix} v_{f\alpha 1}^* & v_{f\beta 1}^* \\ v_{f\beta 1}^* & -v_{f\alpha 1}^* \end{bmatrix} \begin{bmatrix} P_{ref} \\ 0 \end{bmatrix} \quad (14)$$

The reference currents ($i_{\alpha}^*, i_{\beta}^*$) generated from Eqn. (14) is transformed to a-b-c frame currents using inverse Clark's transformation. These three phase reference a-b-c frame current is compared with actual sensed supply currents (i_{sabc}) in the SPWM controller to get desired gating pulses for the shunt VSC as depicted in Fig. 3.




Fig.3. Reference Signal Generation for both the VSC

The Fig. 3 also depicted the reference load voltage generation for series VSC which is based on power angle control (PAC) method. In this method some part of reactive power is shared by series VSC under any conditions is well illustrated in [10] as known following,

$$\delta = \sin^{-1} \left(\frac{K_f(Q_L - Q_{SH})}{K * P_L} \right) \quad (15)$$

where δ is power angle estimated from PAC method; shunt reactive power (Q_{SH}^*) is a fixed value of power that can be shared from total reactive power. Factor K is the ratio of supply voltage (V_s) to the reference load voltage (V_{lref}^*) magnitude. The value of K_f is calculated by mathematical operation floor on constant K . The K_f factor is zero under swell and one under sag conditions, in order to share the reactive power during sag conditions. The rest of the reactive power is share by shunt VSC if the reference (Q_{SH}^*) is more than the load reactive power, i.e. series VSC is inactive and the power angle δ is zero. The control depicted in Fig. 3 used $v_{f\alpha 1}^*$ and $v_{f\beta 1}^*$ signals to obtain the peak magnitude of the grid fundamental voltage (V_s) and its phase angle (θ). The power angle δ is obtained from Eqn. (15), phase angle (θ) and reference terminal load voltage (V_{lref}^*) are used to generate reference load voltage (v_{labc}) as follows.

$$v_{la}^* = V_{lref}^* \cos(\delta + \theta) \quad (16)$$

$$v_{lb}^* = V_{lref}^* \cos\left(\delta + \theta - \frac{2\pi}{3}\right) \quad (17)$$

$$v_{lc}^* = V_{lref}^* \cos\left(\delta + \theta + \frac{2\pi}{3}\right) \quad (18)$$

The behaviour of sensed load voltage (v_{labc}) and reference load voltage templates (v_{labc}^*) are used in the SPWM controller to generate gate pulses for the series VSC of UPQC.

C. PI-Controller Gains Estimation using JAYA Optimization

The In this paper, JAYA optimization is selected for fine-tuning of PI-Controller gains, as it is straightforward and free from algorithm control parameters. The JAYA has various advantages over other optimization algorithms like less complexity, less computation time and faster convergence characteristics. The JAYA optimization is presented for PI-Controller gains of UPQC-S. So that it can achieve best results and enhanced the performance of UPQC-S. This optimization required only some commonly control parameters like number of iterations, design variables and number of population size to demonstrate its tendency towards best solution eliminating all the worst ones.

According to requirements, the objective cost function $f(x)$ is designed as a minimizing function which contains the Eqn. (13). The particle after n^{th} iterations giving the optimum value of $f(x)$ is taken as the best solution from the number of population size (P) after total number of iterations (n). Here the objective function ($f(x)$) is considers as Mean Square Error (MSE), that

$$\text{mathematically expressed in Eqn. (19). } f(x) = \text{MSE} = \sum_{n=1}^n e_i^2 \quad (19)$$

$$e_{r_shunt} = \frac{|i_{sa}^* - i_{sa}| + |i_{sb}^* - i_{sb}| + |i_{sc}^* - i_{sc}| + |V_{dc}^* - V_{dc}|}{n} \quad (20)$$

$$e_{r_series} = \frac{|v_{la}^* - v_{la}| + |v_{lb}^* - v_{lb}| + |v_{lc}^* - v_{lc}| + |Q_L - Q_{SH}^*|}{n} \quad (21)$$

where, both VSC have of different MSE functions which is expressed in Eqn.(20) and (21) for enhanced the performance of UPQC-S. Its application for UPQC-S is explained here in details. A further detail about convergence is explained in [31, 32].

Step 1: Take $f(x)$, assign lower limit and upper limit of each design variables ($d=1,2,3\dots m$);and initialize the number of population size ($y=1,2,3\dots k$) and total iteration (i) as a stoppage condition.

Step 2: Random population is generated through the population size and design variables. The population size is same as the number of candidate solution.

Step 3: Since the function $f(x)$ values correspond to worst and best decided based on the candidate lowest and highest values respectively. Due the minimizing nature of the objective function, the worst candidate has lowest $f(x)$ value while whereas the best have highest value.

Step 4: Assuming the two random number generation variables (r_1 and r_2) having the range of between zero and one. The values for design variables are personalized as follows,

$$A'_{d,y,n} = A_{d,y,n} + r_{1,d,n} (A_{d,best,n} - |A_{d,y,n}|) - r_{2,d,n} (A_{d,worst,n} - |A_{d,y,n}|) \quad (22)$$

where $A_{d,y,n}$ is the value of d^{th} variable for y^{th} candidate at n^{th} iteration. $A_{d,best,n}$ and $A_{d,worst,n}$ is the value of d^{th} variable for best and worst candidate at n^{th} iteration respectively. The terms associated with random variable r_1 in Eqn. (22) leads toward the best solution. Whereas, the terms associated with random variable r_2 leads Eqn. (22) away from the worst solution.

Step 5: The corresponding values of $f(x)$ is calculated and compared with previous values, after obtaining the new values of each design variables. $A'_{d,y,n}$ is the updated value in Eqn.(22), that is accepted if it is lower than previous value at n^{th} iteration. **Step 6:** For the next iteration, the best and worst candidate are again selected from the updated values of $f(x)$. After selecting the new values the design variables are updated according to step 4 and step 5.

Step 7: Repeat steps 4to 6 till reach to “n” which is maximum no of iteration as the required stoppage criterion.

By implementing these steps, the optimal PI-Controller gains (K_p and K_i) are estimated with optimum cost function $f(x)$ 289.62 as depicted in Fig. 4(a). Using these obtained gain values, UPQC-S is giving better response when compare to manually tuned values. This process increases the effectiveness of UPQC-S controller to improve power quality.

The above said optimization use the candidate size of twenty member, two design variables (K_p and K_i) and fifty iterations. Fig. 4(a) shows the variation of objective function $f(x)$ values with respect to iterations which settled at 289.627 after 8th iterations. Fig. 4(b-c) illustrate the performance of K_p and K_i plots with respect to iterations for DC-link voltage, that is reached to setting value of 219.799, 26.63 respectively. To evaluate the performance of PI-Controller with JAYA algorithm, the DC-link voltage is presented with above said PQ perturbations and it is shown in Fig. 4(d). Here the DC-link voltage fluctuations is most affected during load unbalancing at time 0.75sec to 0.9sec; but the PI-Controller gains obtained from JAYA algorithm is not allowing DC-link voltage to exceed tolerance band as shown in Fig.4(d). The zoomed view of Fig.5 (d) is given in Fig.4 (e) which depicted the clear picture of variation of rise time (T_r), settling time (T_s) and peak overshoot (P_o) for both tuning process. The T_r is calculated at 100% of the final value, T_s is calculated for 2% tolerance band (i.e. 686-714) for under-damped system. The details of time response parameter are shown in Table 2.

The table 2 and the Fig.4 (e) show that JAYA algorithm is making DC-link voltage more stable and faster as compared to manual trial and error tuning. Although JAYA is taking more rise time (T_r) but it has better settling time (T_s), less peak overshoot (P_o) and tolerance bands lightly less as compared to manual PI gains value. The optimized value of K_p and K_i obtained from JAYA will further used in the control of UPQC-S system whose results are discussed in next section.




Fig. 4. (a) Objective function with iteration plot, (b) K_p with iteration plot and (c) K_i with iteration plot, (d) Performance of JAYA in tuning DC-link voltage, (e) Zoomed-version of Figure(d)

TABLE- 2: TIME RESPONSE PARAMETER OF TUNING METHOD

Sr. No.	Tuning Method	Rise Time (t_r in sec)	Settling Time (t_s in sec)	Maximum Peak overshoot (p_o in %)
1.	Manual (trial and error)	0.087	0.139	27.86
2.	JAYA	0.093	0.129	14.28

IV. SIMULATION RESULTS

A simulation model is developed using MATLAB-Simulink to validate the performance of proposed LCO-FLL control under Non-linear load. The response of developed system is recorded using ode 3 solver in the discrete domain with sampling time of 10 μ sec. The PI gains parameter is calculated using JAYA optimization technique in the performance analysis of UPQC-S. The results for transient conditions like sag, swell harmonics and load removal conditions are discussed in this section to show the effective working of the LCO-FLL controller on UPQC-S. The parameters for the simulation model are given in Appendix A.

A. Performance of Series VSC for Sag, Swell and Supply Voltage Harmonics

Fig. 5 shows the response for series VSC of UPQC-S with sag, swell and supply voltage harmonic conditions. At time 0.7sec sag is occurred with amplitude 0.80 p.u of voltage and lasted till 0.76 sec; then the system is again at normal working conditions. Similarly, at time 0.9sec swell is occurred with amplitude 1.20

p.u of voltage and lasted till 0.96 sec; then the system is again at normal operating conditions. During voltage sag and swell excursion, the series VSC of UPQC-S is giving that necessary voltage by series injecting transformer. This injected voltage is an in-phase compensating voltage (v_{inj}) which is obtained by the difference of reference load voltage (v_{lref}^*) and supply voltage (v_s). Now again time at 0.8 to 0.86 sec, the 5th and 7th harmonics with magnitude of 1/10th of fundamental voltage are introduced in the supply voltages (v_s). The load voltage profile depicted in Fig.5 is maintaining sinusoidal nature at desired voltage level at the load side during any perturbations. A power angle (δ) of 4.8° during sag and harmonic is maintained between the resultant load and actual source voltage by utilizing the concept of power angle control approach to share a part of load reactive power (Q_L). During the swell voltage conditions, In-phase compensation and no reactive power exchange is done by series VSC, which is represented in Fig. 5 by power angle (δ) being zero under voltage swell conditions. There is a slight shift of one cycle before and after the swell voltage conditions for series VSC to compute necessary power angle (δ). This is due to low pass filters used in P_L and Q_L calculations. The injected voltage (v_{inj}) injected by series transformer is also depicted in Fig.5 during sag, swell and harmonics excursion which make the load voltage at desired reference load voltage. Here, the result indicates the load voltage (v_l) always track the reference load voltage (v_{lref}^*) under any dynamic perturbations because of series transformer injected voltage.




Fig.5. Series VSC performance for sag, swell and supply voltage harmonic conditions

B. Dynamic and Steady State Performance of UPQC-S with LCO-FLL

The Performance of UPQC-S during dynamic and steady state conditions is articulated in Fig. 6. The signals shown in this figures are supply voltages (v_s), supply currents (i_s), load voltage (v_l), load currents (i_l), DC-link voltage (V_{dc}), series VSC compensation voltages (v_{inj}) and shunt VSC compensation

currents (i_{com}) for each phases respectively. At time 0.7 to 0.76sec a voltage sag of 0.80pu magnitude, 0.8 to 0.86sec a voltage swell of 1.20 pu amplitude and 0.9 to 0.96sec a voltage distorted through 5th and 7th harmonics with magnitude of 1/10th of fundamental voltage, are introduced in supply voltages (v_s). At time 0.76 to 0.86sec the load is altered to three phase from two phase where the phase c is connected to the supply. Consequently, it causes an unbalanced loading condition in the system. During other times it is in two phases resulting in the load unbalanced conditions. From the results, it is clearly observed that the shunt VSC mitigates for the unbalanced loading. At the same time source current (i_s) is still balanced, sinusoidal in nature and it is in-phase with the source voltages (v_s). The series VSC of UPQC-S provides mitigation for harmonic voltage as well as sag/swell and causes load voltages (v_l) distortions free as presented in Fig. 6. It also maintained the load voltage wave shape at a desired level, despite the consequences of the supply voltage fluctuations. Hence it regulates constant voltage regulation at PCC. Shunt VSC provides compensation for the current distortions and makes the supply currents (i_s) sinusoidal in nature as depicted in Fig.6 irrespective of the load current wave shape. Consequently, it also maintained the power factor at unity and makes the supply current balanced. The control algorithm based on LOC-FLL is maintaining the self supporting DC-link voltage between two VSC close to reference level under current and voltage perturbations.




Fig.6. Performance analysis of UPQC-S during steady state and transient conditions

The summarized results related to effectiveness of proposed LCO-FLL control algorithm in UPQC-S system are given in Table-3. This result proves the capability of the UPQC-S system for different PQ disturbances under dynamic and steady-state mode conditions.

TABLE-3: PERFORMANCE SUMMARY OF UPQC-S UNDER DIFFERENT PQ ISSUES

Sr. No.	Nature of Disturbance	Parameters	Quantity in RMS
1.	Sag	Source voltage	194.40V
		Compensating voltage	51.4V
		Load voltage	233 V
2.	Swell	Source voltage	288.60V
		Compensating voltage	44.82V
		Load voltage	241.61V
3.	Voltage distortion	Source voltage	244.0V
		Compensating voltage	36.66V
		Load voltage	239.4V
4.	Current distortion	Source current	22.60A
		Compensating current	7.0A
		Load current	22.20A
5.	Load unbalance	Source current	10.10A
		Compensating current	10.10A
		Load current	18.22A
6.	Steady-state responses of UPQC-S	Source voltage	413.52V with THD 17.68%
		Load voltage	414.67V with THD 2.93%
		Source current	22.43A with THD 2.54%
		Load current	21.50A with THD 25.41%

V. TEST RESULTS

The LCO-FLL based control algorithm is implemented on three wires UPQC-S under non linear loads. The control algorithm LCO-FLL has built and programmed using OP-5142 based real time simulator with sampling times of 50μsec. Four channels Digital Storage Oscilloscope (DSO) is used for capturing the all dynamic performance waveforms. The dynamic performance of UPQC-S has been investigated with voltage harmonics and sag perturbations. Here, half of the DSO screen is showed for normal operating conditions and remaining screen show dynamic disturbances. These signals taken for the incidence when the dynamic disturbances are alters to nominal conditions. A single phase power quality analyzer FLUKE-4B is used to analysis the steady state performance during harmonic distortions. The entire performance waveforms are shown from Fig. 7 to Fig. 10 with reference to phase 'a'. The detailed implementation data are provided in Appendix-A.

A. Fundamental Components Extraction from LCO-FLL

The primary tasks of LCO-FLL circuit are the estimation of fundamental components during study steady state and PQ perturbations. On the basis of these in phase and quadrature fundamental components, the load voltage reference and supply current reference signals are generated. At PCC load current during distortion and supply voltage during sag period are

sensed as shown in channel one of Fig. 7 (a,b). This figure shows estimated fundamental components current and voltage through LCO-FLL in CH3 and CH4. In Fig.7 (a-b), the in-phase (in CH3) and quadrature components (in CH4) of current /voltage are balanced and distortion free.




Fig. 7 Fundamental Components Extraction from LCO-FLL during (a) load current distortion, (b) supply voltage sag excursion.

From the aforesaid conditions, the load active (P_L) and reactive (Q_L) power at the load terminal is the necessary requirement. Thus, the fundamental components extracted from LCO-FLL is utilized to get load active (P_L) and reactive (Q_L) power form the load voltage and current. These fundamental components will again further used in next section for estimation of reference signals of both the VSC.

B. Reference Load Voltage Generation for Series VSC

The same fundamental components are extracted from LCO-FLL through above section explanation during sag perturbations to get active (P_L) and reactive (Q_L) power at the load side. The active and reactive powers are also needed for generating the gating pulses for series VSC. The major internal signals useful for generating reference voltage are illustrated in Fig. 8(a-c). The enhanced filtered voltage (v_{fa1}^+, v_{fb1}^+) is extracted from the positive sequence matrix transformation with band pass filters out of the supply voltage. These (v_{fa1}^+, v_{fb1}^+) are shown in CH1 and CH2 of Fig. 8(b) which is further used in calculating the power angle delta (δ in CH3) using Eqn. (15). The Fig. 8(b) also shows that the reference load voltage (v_{la}^* in CH4) is compensated the sag voltage and maintained at desired sinusoidal wave-shape. The internal signals depicts during sag excursion in Fig.8 (a) are P_L , Q_L , P_{loss} and v_{fa1}^+ in CH1, CH2, CH3 and CH4 respectively. The grid voltage as well as grid frequency for injecting the voltage into the system are estimated from (v_{fa1}^+, v_{fb1}^+). The Fig. 8(c) depicts the magnitude of terminal voltage at the load side PCC (V_t) in CH1, grid angle (θ) in CH2, and power angle (δ) in CH3. Now these three signals are utilized in obtaining the reference load voltage (v_{la}^* in CH2) as shown in Fig. 8(d) by utilizing Eqn.(16-18). It also show that during the sag excursion power angle (δ) is maintained to some angle in accordance to PAC approach and in nominal conditions power angle (δ) became to zero. In Fig. 8(d), it is clearly indicated that the sensed actual load voltage (v_{la} in CH1) is following the reference load voltage (v_{la}^* in CH2) during sag excursion (v_{sa} in CH4). The errors (v_{er} in CH3) signals obtained from the difference of actual and reference load voltage is used in SPWM controller to acquire gating pulse for the series VSC. However, the supply voltage

(v_{sa} in CH4 during sag) is maintained respective reference levels in CH2 by shunt VSC of UPQC-S.




Fig. 8 (a-d) Extraction of reference load voltage for series VSC

C. Dynamic Performance of UPQC-S

The dynamic performance analysis of UPQC-S for mitigating the voltage harmonics and sags excursion using LCO-FLL based control technique of “phase a” is explained from Fig. 9 to Fig. 10. The Fig.9 (a-b) shows the information about the supply voltage (v_{sa}), load voltage (v_{la}), supply current (i_{sa}) and load current (i_{la}) during voltage harmonics distortions and sag respectively. In these figures harmonic distortions of order 5th and 7th and sag of 20% are superimposed on initial supply voltages as depicted in Fig.9 (a) and Fig.9 (b) respectively. The UPQC-S provides mitigation for harmonics distortions and keeps load voltage distortion free as expressed in Fig.9 (a). Also during sag excursion, the supply current magnitude is increase due to variations in the supply voltages as seen in Fig. 9 (b) in third sub graph. At the same time load voltage is maintained at sinusoidal nature with constant magnitude irrespective of disturbances by UPQC-S. In Fig. 9(a,b), load current (i_{la}) is seem to be highly distorted and UPQC-S maintained supply current (i_{sa}) is sinusoidal wave-shape. From Fig. 9(a-b) during disturbances and nominal conditions the load voltage (v_{la}) in second sub graph are in-phase with the supply current (i_{sa}) in third sub graph that indicates the UPQC-S is maintain balanced voltage at unity power factor.

In Fig. 10(a-b) illustrates about the behavior of DC-link voltage (V_{dc} in CH4) with supply voltage (v_{sa} in CH1), load voltage (v_{la} in CH2), and compensating voltage of “phase a” (v_{ca} in CH3) at the above-said PQ perturbations. It is noted that in Fig. 10(a-b) the compensated voltage injected by series transformer is in-phase during sag and harmonic distortions conditions. The variations of DC bus voltage during the time of dynamic disturbance can be observed in Fig. 10(a-b) in fourth sub graph and it is noted that within one cycles the DC-link voltage is settle at the desired level. All figures expressed that the dynamic performance of the UPQC-S with LCO-FLL based

control algorithm is set up to compensating all PQ issues successfully.




Fig. 9(a-b) Dynamic behavior of UPQC-S during (a) harmonics disturbances, (b) sag

D. Steady State Performance Analysis of UPQC-S

The Fig.11 (a-h) illustrates the recorded waveform of phase a, source current (i_{sa}), load current (i_{la}), with supply voltage (v_{sa}), and load voltage (v_{la}), under non-linear loads. These waveforms are investigated during the supply voltage having 5th and 7th harmonics distortions in the line. Fig. 11(a) shows the waveforms of supply voltage (v_{sa}) having voltage harmonics of aforesaid conditions, and supply current (i_{sa}) after mitigation. Fig. 11(b) leads to the information about distorted supply voltage with 10.4% THD. After mitigation the supply current is having RMS value 5.89A current with 4.6% THD which shows in Fig.11(c). Similarly, Fig. 11(d) indicates the waveforms of load voltage (v_{la}) after compensation and distortional load current (i_{la}). It is observed in Fig. 11(e), the load voltage is mitigated and having 63.2V RMS value and 3.7% THD. However, a non linear load is considered having RMS value of 5.73A and 21.0% THD as shows in Fig. 11(f). One of the key factors of UPQC is the load voltage (v_{la}) and supply current (i_{sa}) should be in same phase after the compensation that is depicts in Fig. 11(g). At the same time load voltage and supply current in Fig. 11(g) are near to sinusoidal in nature with desired amplitude. From Fig. 11(c,e), it is clearly seen that the waveform distortions in load voltage v_{la} and supply current (i_{sa}) are recorded under acceptable limit of IEEE-519-2014 standards. Fig. 11(h) indicates the waveforms of load voltage (v_{la}) after mitigation and compensator current of phase “a” (i_{ca}).




Fig. 11 Steady state performance of UPQC-S (a) Distorted supply voltage (v_{sa}), compensated supply current (i_{sa}), (b) Harmonic spectrum of v_{sa} (c) Harmonic spectrum of i_{sa} (d) Compensated load voltage (v_{la}) and distorted load current (i_{la}), (e) Harmonic spectrum of v_{la} (f) Harmonic spectrum of i_{la} (g) Compensated, load voltage (v_{la}) and supply current (i_{sa}) (h) Compensator current (i_{ca}) with v_{la} . However, the dynamic and steady-state performance of UPQC-S using LCO-FLL control algorithm with power quality disturbances in the system are given in Table-4.

TABLE-4: TEST PERFORMANCE OF UPQC-S

Sr. No.	Nature of Disturbance		Parameters	Quantity in RMS
1.	Sag		Source voltage	51.5V
			Compensating voltage	12.7V
			Load voltage	63 V
2.	Swell		Source voltage	77.2V
			Compensating voltage	15.2V
			Load voltage	63.5V
3.	Voltage distortion		Source voltage	63.5V
			Compensating voltage	11.5V
			Load voltage	63.5V
4.	Current distortion		Source current	8.85A
			Compensating current	3.4A
			Load current	5.65A
5.	Load unbalance		Source current	3.1A
			Compensating current	3.0A
			Load current	4.6A
6.	Steady-state responses of UPQC-S		Source voltage	63.7V with THD 10.4%
			Load voltage	63.2 V with THD 3.7%
			Source current	5.89 A with THD 4.6%
			Load current	5.73A with THD 21.0%

VI. CONCLUSIONS

The performance analysis of UPQC-S has been examined under various practical power quality perturbations. The response of LCO-FLL based control is found satisfactory during transient and steady state condition. It is efficiently estimating the time vary fundamental components from the distorted supply. The series VSC shares significant amount of through the shunt VSC which increases the utilization of series transformer. Furthermore, efficiency is improved by using the optimized values given by JAYA algorithm for PI-Controller gains. Using JAYA, it is seen that the tuning speed of the PI-Controller gains is enhanced from the conventional tuning method. After 8th iterations, the PI-controller proportional gain (K_p) and integral gain (K_i) are obtained 219.799, 26.63 respectively, which maintains dc bus voltage level to desired magnitude. Now with these values, supply system with UPQC has better settling time (t_s) equal to 0.129sec, less peak overshoot and tolerance band slightly less as compared to manual PI gains value. By using the LCO-FLL and JAYA, the performance of the three phase three wire UPQC-S is significantly enhanced for reactive power compensation, harmonic elimination, load unbalancing, voltage swells and sags under load and supply variation.

APPENDIX

TABLE -5. SYSTEM PARAMETERS FOR UPQC-S

Parameter	Simulation value	Experimental value
PCC voltage (V_s)	415 V, 50 Hz	110 V, 50 Hz
Non-linear load: 3- ϕ bridge rectifier	R=20 Ω , L=200 mH	R=20 Ω , L=200 mH
DC-link voltage (V_{dc})	700 V	200 V
DC bus Capacitor (C_{dc})	7000 μ F	10000 μ F
Injecting transformer	30/120 V, 4KVA	30/30 V, 2KVA
Source impedance (Z_s)	R=0.060 Ω	R=0.060 Ω
Shunt Interfacing inductance (L_{sh})	L=2 mH	L=2 mH
Series Interfacing inductance (L_{sc})	3mH	5.55 mH
RC filter	$R_f=2.5 \Omega$ $C_f=20 \mu$ F	$R_f=5 \Omega$ $C_f=100 \mu$ F
PI-Controller	$K_p=320$ $K_i=0.01$	$K_p=219.79$ $K_i=26.63$
Switching frequency of VSCs (f_s)	10 kHz	10 kHz
Sampling Time (t_s)	10 μ Sec	50 μ Sec
LCO-FLL gains	$k=0.1$ $\gamma=-0.0351$	$k=0.1$ $\gamma=-0.0351$

ACKNOWLEDGMENT

Authors thank the Science and Engineering Research Board -New Delhi, India for supporting this work under the Grant No. No.SB/S3/EECE/030/2016, Dated 17/08/2016

REFERENCES

- [1] K. R. Padiyar, *FACTS Controllers in Power Transmission and Distribution*, New Age International, New Delhi, 2015.
- [2] E. W. Gunther and H. Mehta, "A survey of distribution system power quality- preliminary results," *IEEE Transactions on Power Delivery*, vol. 10, no.1, pp.322-329, Jan. 1995.
- [3] D. Sabin and A. Sundaram, "quality enhances reliability," *IEEE Spectrum*, vol. 33, no.2, pp. 34-41, Feb. 1996
- [4] Arindam Ghosh and Gerard Ledwich, *Power Quality Enhancement Using Custom Power Devices*, Springer International Edition, Delhi, 2009.

- [5] Inventor Gerardo, Escobar Alex Stankovic and Paolo Mattavelli, "Adaptive controller for D-STATCOM in the stationary reference frame to compensate for reactive and harmonic distortion under unbalanced conditions," US Patent No. 2004/ 0071000 A1, Apr. 15, 2004.
- [6] S. Schneider and William E. Brumsickle, "Dynamic voltage sag correction," US patent No. 7920,392 B2, April 5, 2011.
- [7] S. Bhattacharya and D. M. Divan, "Hybrid series active/parallel passive power line conditioner with controlled harmonic injection," U.S. Patent 5 465 203, Nov. 1995.
- [8] L. Zhengfu, X. Baizhen, S. Chao, M. Ming, G. Wei, W. Hao, W. Minming and W. Ling, "Power unit commissioning system UPQC," CN Patent 203398792 Jul. 2013.
- [9] B. Singh, A. Chandra, and K. Al-haddad, *Power Quality Problems and Mitigation Techniques*, John Wiley And Sons, UK, 2015.
- [10] A. K. Panda and N. Patnaik, "Management of reactive power sharing and power quality improvement with SRF-PAC based UPQC under unbalanced source voltage condition," *International Journal of Electrical Power and Energy Systems*, vol. 84, pp. 141-194, Jan. 2017.
- [11] B. Gopal, P. K. Murthy and G.H. Sreenivas, "A review on UPQC for power quality improvement in distribution system," *Global Journal of Researches in Engineering Electrical and Electronics Engineering*, vol. 13, no. 7, version 1.0, pp. 41-49 May 2013.
- [12] S. Devassy and B. Singh, "Dynamic performance of solar PV integrated UPQC-P for critical loads" in Proc. *Annual IEEE India Conference (INDICON)*, pp. 1-6, New Delhi, Dec. 17-20, 2015.
- [13] M. Basu, S. P. Das and G. K. Dubey, "Investigation on the performance of UPQC-Q for voltage sag mitigation and power quality improvement at a critical load point," *IET Generation, Transmission and Distribution*, vol. 2, no. 3, pp. 414-423, May 2008.
- [14] G. S. Kumar, P. H. Vardhana, B. K. Kumar and M. K. Mishra, "Minimization of VA loading of Unified Power Quality Conditioner (UPQC)," in proc. *International Conference on Power Engineering, Energy and Electrical Drives*, pp. 552-557, Lisbon, 18-20 Mar. 2009.
- [15] Quoc-Nam, Trinch and Lee Hong Hee, "Improvement of unified power quality conditioner performance with enhanced resonant control strategy," *IET Generation, Transmission and Distribution*, vol. 8, no. 12, pp. 2114-2123, Dec. 2014.
- [16] Z. Miao, L. Deliang, T. Xiongmin and Y. Yufeng, "Control algorithm for single-phase unified power quality regulator," CN Patent 105680451 Mar. 2016.
- [17] V. Khadkikar, A. Chandra, A. O. Barry and T. D. Nguyen, "Power quality enhancement utilising single phase unified power quality conditioner: digital signal processor based experimental validation," *IET Power Electronics*, vol. 4, no. 3, pp. 323-331, Mar. 2011.
- [18] H. Akagi, Y. Kanazawa and A. Nabae, "Instantaneous reactive power compensators comprising switching devices without energy storage components," *IEEE Transactions on Industry Applications*, vol. IA-20, no. 3, pp. 625-630, May 1984.
- [19] Pengcheng Zhu, Xun Li, Yong Kang and Jian Chen, "A novel control scheme in 2-phase unified power quality conditioner," in Proc. *29th Annual Conference of the IEEE Industrial Electronics Society*, vol. 2, pp. 1617-1622, Roanoke VA, USA, Nov. 2-6, 2003.
- [20] V. Khadkikar, P. Agarwal, A. Chandra, A. O. Barry and T. D. Nguyen, "A simple new control technique for unified Power quality conditioner (UPQC)," in Proc. *11th International Conference on Harmonics and Quality of Power*, pp. 289-293, Lake Placid NY, USA, Sep. 12-15, 2004.
- [21] L. P. Kunjumammed and M. K. Mishra, "A control algorithm for single phase active filter under non stiff voltage source," *IEEE Transactions on Power Electronics*, vol. 21, no. 3, pp. 822-825, May 2006.
- [22] M. Karimi-Ghartemani, H. Mokhtani, M. R. Iravani and M. Sedighy, "A signal processing system for extraction of harmonics and relative current of single phase systems," *IEEE Transactions on Power Delivery*, vol. 19, no. 3, pp. 979-986, July 2004.
- [23] S. Golestan, J. M. Guerrero and J. C. Vasquez, "Three phase PLLs: A review of recent advances," *IEEE Transactions on Power Electronics*, vol. 32, no. 3, pp. 1894-1907, Mar. 2017.
- [24] L. Hadjidemetriou, E. Kyriakidis, Y. Yang and F. Blaabjerg, "A synchronization methods for single phase grid tied inverter," *IEEE Transactions on Power Electronics*, vol. 31, no. 3, pp. 2139-2149, Mar. 2016.
- [25] E. Oviedo, N. Vazquez and R. Femat, "Synchronization technique of grid connected power converter based on a limit cycle oscillator," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 1, pp. 709-717, Jan. 2018.
- [26] P. Rodriguez, A. Luna, I. Candela, R. Muijal, R. Teodorescu and F. Blaabjerg, "Multi-resonant frequency locked loop for grid synchronization of power converter under distorted grid conditions," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 1, pp. 127-138, Jan. 2011.
- [27] H. K. Khalil and J.W. Grizzle, *Nonlinear systems*, vol. 3, Upper Saddle River, NJ, Prentice hall, 2002.
- [28] P. Cominos and N. Munro, "PID controllers: recent tuning methods and design to specification," *IEEE Proceedings- Control Theory and Applications*, vol. 149, no. 1, pp. 46-53, Jan 2002.
- [29] K. Kalpana and B. Meenakshipriya, "Design of coefficient diagram method (CDM) based PID controller for double integrating unstable system," in Proc. *IEEE 2nd International Conference on Electrical Energy Systems (ICEES)*, pp. 189-193, Chennai, India, Jan. 7-9, 2014.
- [30] H. Wu, W. Su and Z. Liu, "PID controllers: Design and tuning methods," in Proc. *IEEE 9th IEEE Conference on Industrial Electronics and Applications*, pp. 808-813, Hangzhou, China, Jun. 9-11 2014.
- [31] R. V. Rao, V. J. Savsani and D. P. Vakharia, "Teaching learning based optimization: A novel method for constrained mechanical design optimization problems," *Journal of Computer Aided Design*, vol. 43, no. 3, pp. 303-315, Mar. 2011.
- [32] R. V. Rao, "JAYA: A simple and new optimization algorithm for solving constrained and unconstrained optimization problems," *International Journal of Industrial Engineering Computations*, vol. 7, no. 1, pp. 19-34, Aug. 2016.
- [33] J. Blackburn, *Symmetrical Components for Power Systems Engineering*, New York, USA, Marcel Dekkar, 1993
- [34] Gopal Madan, *Digital Control and State Variables Methods: Conventional and Intelligent Control Systems*, New Delhi, Tata McGraw-Hill Education, 2012.

BIOGRAPHIES



Sabha Raj Arya (M'12, SM'15) received Bachelor of Engineering degree in Electrical Engineering from Government Engineering College Jabalpur, in 2002, Master of Technology in Power Electronics from Motilal National Institute of Technology, Allahabad, in 2004 and Ph.D. degree in Electrical Engineering from Indian Institute of Technology (I.I.T) Delhi, New Delhi, India, in 2014. He is joined as Assistant Professor, Department of Electrical Engineering, Sardar Vallabhbhai National Institute of Technology, Surat. January 2019, he is promoted as Associate Professor in same institute. His fields of interest include Power electronics, power quality, design of power filters and distributed power generation. He received Two National Awards namely INAE Young Engineer Award from Indian National Academy of Engineering, POSOCO Power System Award from Power Grid Corporation of India in the year of 2014 for his research work. He is also received Amit Garg Memorial Research Award-2014 from I.I.T Delhi from the high impact publication in a quality journal during the session 2013-2014. At present, he has published more than *Hundred* research paper in internal national Journals and conferences in field of electrical power quality. He also serves as an Associate Editor for the *IET (U.K.) Renewable Power Generation*.

Sayed Javed Alam received the Bachelor of Technology in Electrical Engineering from Rajasthan Institute of Engineering & Technology Jaipur, India, in 2012 and M.Tech degree in electrical engineering with specialization in power electronics and electrical drives from Birla Institute of Technology, Mesra, India in 2015. In February 2016, he joined the department of electrical engineering, Global Institute of Technology, Jaipur, India, as an Assistant Professor. From July 2017 onwards, he is currently pursuing the Ph.D. degree in electrical engineering from Sardar Vallabhbhai National Institute of Technology Surat, India. His research area includes power electronics, power quality and design of custom power devices, multilevel inverter and dc-dc converters.





Papia Ray (M'13, M'19) received her Bachelor of Engineering (Electrical Engineering) degree from Government Engineering College, Bihar followed by Master of Technology (Power Systems) from National Institute of Technology, Jamshedpur and Ph.D degree from Indian Institute of Technology, Delhi in 2013. She is presently serving as Associate Professor in Electrical Engineering Department of Veer Surendra Sai University of Technology (Govt. Univ), Burla, Odisha. She has more than 18 years of teaching experience. She has 45 research publications in

journals like IET, Elsevier, Wiley etc. She is a senior member of IEEE, member of Institution of Engineers and Life Member of ISTE. She is the recipient of Young Scientist Award from DST in the year 2015. Her research interest includes power system protection, wide area Measurement systems, biomedical engineering etc.